Tech Times on MSN
Cadence trains chip-design AI on verified EDA solver results, claiming 5x token efficiency
Cadence Maestro AI chip design portfolio uses reinforcement learning on deterministic EDA solver feedback rather than human ...
This voice experience is generated by AI. Learn more. This voice experience is generated by AI. Learn more. The semiconductor industry is witnessing a new battleground as AI transforms chip design, ...
ChipAgents recently announced an agentic AI framework targeting the physical AI chip design market, with 10X Design Throughput ...
Synopsys (SNPS) and Intel (INTC) are fast-tracking customer readiness from silicon to systems for Intel's advanced semiconductor manufacturing process technology 14A. Synopsys expanded collaborations ...
EDA tools are helping design 3D-ICs and multi-die systems by co-optimizing across domains and speeding up design exploration. Customers face several pain points, including vendor interoperability, ...
This is not enough, since it would still take far too long to create an entire RTL chip design. One way to help a great deal is by reusing existing designs from EDA vendors, IP suppliers, shareware ...
RISC-V ISA is evolving powerfully as an industry-standard open ISA, supporting heterogeneous computing architectures for next-generation SoCs that use all kinds of processors, including CPUs, GPUs, ...
A post on X claims OpenAI and Synopsys launched GPT-Synopsys for chip design. Here is what is confirmed about their AI and EDA work so far.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results